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Abstract
Synchronous dataflow (SDF) graphs are a widely used formalism for modelling, analysing
and realising streaming applications, both on a single processor and a multiprocessing context.
Efficient schedules are necessary to obtain maximal throughput with the optimum energy con-
sumption in such a way that the number of resources used to run these applications is kept
as low a possible. This paper presents an approach of scheduling SDF graphs using a proven
formalism for timed systems called timed automata (TA). TA holds a good balance between
the expressiveness and tractability, and are supported by many verification tools e.g. Kronos
and Uppaal. We describe an algorithm for the compositional translation of SDF graphs to TA
and implementation of the translation to analyse and verify SDF graphs in state-of-the-art tool
Uppaal. This approach does not require any transformation of SDF graphs to HSDF graphs
and helps to find the schedules with a best compromise between number of the processors re-
quired and the throughput. It also allows quantitative model checking and verification of the
user-defined properties like absence of deadlocks, safety, liveness and throughput analysis. The
translation also forms the basis for future work of extending SDF graphs with the new fea-
tures, e.g. stochastics, energy consumption and costs. This work also strives for bridging and
extending the modelling computational formalisms towards energy aspects of self supporting
computation.
1 Introduction
Synchronous Dataflow (SDF) graphs are well-known computational models for analysing dataflow
and digital signal processing applications. Recently, they are increasingly utilised for modelling and
analysing multimedia applications on a multiprocessor Systems-on-Chip (MPSoC) [16].
Current resource-allocation strategies and scheduling of tasks for SDF graphs are carried out us-
ing the max-plus algebraic semantics and graph analysis by transforming SDF graphs to equivalent
Homogeneous SDF graphs (HSDF) [7][13][6]. Transforming SDF graph to a HSDF graph leads to a
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larger graph: in the worst case, its size could be exponential as compared to the original SDF graph
[19]. Another state-of-the-art method [11] calculates the throughput of SDF graphs by exploring the
state-space until a periodic phase is found. However, in this method, each task is executed as soon
as it is enabled and it is assumed that sufficient number of resources are available to accommodate
all the enabled executions at once. On the contrary, this may not be the case in real-life applications
where there is always a constraint on the number of resources.
In this paper, we propose an alternative, novel approach of modelling SDF graphs and analysing
schedules using Timed Automata (TA) [3]. TA is a natural choice for modelling time-critical embed-
ded systems to check whether timing constraints are met. By definition, TA are automata in which
clock variables measure the elapse of time. Clock guards on the edges indicate conditions under
which an edge can be taken and invariants show how long a system can stay in a certain location.
TA are extensively used in the verification and model-based checking of industrial cases studies and
applications [17]. Furthermore, reachability of TA is also decidable because of the abstraction using
region graphs [5].
Our approach can be applied directly to SDF graphs and does not require any transformation to
HSDF graphs. It also efficiently makes it possible to determine trade-off between the number of the
processors and the throughput for a certain application. This will aid to a huge extent in finding
the efficient schedules in terms of energy and memory consumption. Moreover in multiprocessor
applications, it is also possible to build a schedule for a heterogeneous system in a sound manner. In
a heterogeneous system, only specific resources can run a particular task due to their computational
limitations.
Quantitative model checking and support for evaluating the user-defined properties is lacking
in the existing contemporary SDF graph analysis tools e.g. SDF3 tool suite[21]. With the growing
use of model checking, there is a huge need to fill in this gap. In this context, state-of-the art
model checker Uppaal [4] is exploited to evaluate the user-defined properties which further adds to
the benefits of TA. Results have shown that other than optimal scheduling of SDF graph, we can
explore the future directions of decorating SDF graphs with the new features, i.e. stochastics and
energy consumption and combining with the new extensions of TA like costs and timed games.
The outline of the paper is organized as follows: section 2 reviews the related research work
done. Section 3 explains the formal sematics of SDF graphs comprehensively. Section 4 covers
TA and their flavour in Uppaal and section 5 covers the algorithm developed for translating SDF
graphs to TA with an example. Section 6 focuses on the implementation of this translation in
Uppaal, determining repetition vector, throughput and deadlock freedom of the case studies and
the obtained results. Section 7 draws the conclusions and outlines the future research.
2 Related Work
We find various formalisms for dataflow models like computational graphs [13] and SDF graphs
[16]. SDF graphs are more expressive because they efficiently model and analyse the embedded
dataflow applications e.g. MPEG-4 and MP3 decoders on multiprocessors. Minimising the buffer
requirements in SDF graph using model checking is analysed in [9] in-depth. Throughput analysis
of HSDF graphs is studied extensively in [6, 18, 25, 13, 7]. An algorithm proposed by Karp in [13] to
find out maximum cycle mean(MCM) is an another efficient method of calculating the throughput.
All these studies are focused on studying HSDFs and require conversion of SDF graphs to HSDF
graphs as explained in [16, 25]. Throughput calculation method applicable directly on SDF graphs
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Figure 1: SDF Graph
[11] is practical only if we have infinite number of processors. On the other hand, our strategy
calculates the throughput on a given number of processors.
Reference [20] presents a notion of a binding-aware SDF graph in which resources are allocated by
binding the SDF graphs to a multi-processor heterogeneous system. In a binding-aware SDF graph,
it is ensured that enough resources are available for each application to preserve its throughput
guarantees. But these bindings impose extra constraints which results in a lower throughput. Fur-
thermore, static order scheduling is also needed for actors within an application unlike our strategy.
Model-checking of a recently introduced formalism of SDF graphs known as Scenario-Aware Dataflow
(SADF) is done in [22] utilising Construction and Analysis of Distributed Processes(CADP) tool
suite [8] by the application of Interactive Markov Chains (IMC). However, calculating throughput
suffers from the lack of ability to assess reward-based properties in CADP.
Unlike previous approaches, our technique of conceiving SDF graph from TA point of view works
directly with SDF graphs. Furthermore, it also allows model-checking and throughput analysis with
desired number of processors and heterogeneous platforms.
3 Synchronous Dataflow
In this section, formal definitions and semantics of SDF graphs are introduced.
3.1 SDF Graphs
In a typical signal processing and multimedia application, there is a set of tasks to be executed in a
certain order and data is transferred between them. An important part of these applications is a set
of periodically executing tasks which consume and produce fixed amounts of data. In SDF graph,
these tasks are represented by actors and data communicated is represented by tokens. Tokens are
communicated on edges between actors. The execution of an actor is known as an (actor) firing
and the number of tokens consumed or produced onto an edge as a result of a firing is referred to
as consumption and production rates respectively. By definition [16], each actor takes unit time
to complete its firing. However, there is a natural extension by which a certain execution time is
associated to each actor.
Example 1. Figure 1 [7] shows a SDF graph with three actors a, b, c. Arrows between the actors
depict the edges and the black dots on them represent the initial tokens. The execution time of
the actors is represented by a number inside the actor nodes and associated with the source and
destination of each the edge are the rates.
A SDF graph is defined as,
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Definition 1. A SDF Graph is a tuple G = (A,D,Tok0, τ) where,
• A is a finite set of actors,
• D is a finite set of dependency edges D ⊆ A2 × N2,
• Tok0 : D → N0 denotes initial tokens in each edge and
• τ : A→ N assigns an execution time to each actor.
A dependency edge d = (a, b, p, q) denotes a data dependency of actor b on actor a. The firing of
actor a results in the production of p tokens on edge d. If the number of tokens on edge d are greater
than q, actor b can execute and as a result, it consumes q tokens from edge d.
Definition 2. The set of input edges In(a) and output edges Out(a) of an actor a ∈ A is defined as
In(a) = {(a0, a, p, q) ∈ D|a0 ∈ A}
Out(a) = {(a, b, p, q) ∈ D|b ∈ A}
Formally, if the number of tokens on all input edges are greater than q, actor a fires and removes
q tokens from all (a0, a, p, q) ∈ In(a). The firing takes place for τ time units and it ends in producing
p tokens on all (a, b, p, q) ∈ Out(a). For example, actor a in Figure 1 takes in one token from the
edge b-a, continues its firing for two time units resulting in producing one token on the edge a-b.
Definition 3. The consumption rate CR(a, b, p, q) and production rate PR(a, b, p, q) of an edge
(a, b, p, q) is defined as
CR(a, b, p, q) = q
PR(a, b, p, q) = p
The processor application model defined below expresses a processor platform on which actors
can be mapped and executed. In real-time applications, some actors cannot be mapped onto the
certain processors due to memory and bandwidth limitations. Therefore, a processor application
model needs information about the resource requirements of actors and determines the set of actors
which can be bound onto particular processors.
Definition 4. A processor application model is a tuple (P, ς) consisting of a finite set P of processors
P = {P1 . . . Pn} and a function ς ⊆ P ×A showing actors which can be mapped on each processor.
The processor is claimed by an actor in the beginning of its firing and after execution time of
the actor elapses, it finishes firing and releases the processor as shown in Figure 2 [24].
3.2 Semantics
The dynamic behaviour of a SDF graph can be best understood if we define it in terms of a
labelled transition system. For this purpose, we need to define notion of states, transitions and
execution [11][20].
4
• •
Firing Starts
Claim Processor
Firing Ends
Release Processor
Execution Time
Figure 2: Firing of an actor
Definition 5. The state of a SDF graph (A,D,Tok0, τ) is a pair (ρ, υ) where ρ associates with each
edge current number of tokens present in that edge such that ρ : D → N. The function υ : A→ NN
keeps track of time progress by associating multiset of numbers representing remaining times of
different firings of actor a ∈ A. The initial state of SDF graph is defined as (Tok0, {(a, {})|a ∈ A})
where {} denotes an empty multiset.
By introducing the concept of multiset of numbers for actors, it is possible to have multiple
simultaneous firings of same actor also known as auto-concurrency. Auto-concurrency of any actor
can be restrained by adding self-loops with initial tokens equal to desired degree of auto-concurrency.
Let us suppose that the state vector of the SDF graph in Figure 1 is (ρ, υ) where ρ corresponds to
edges a-b, b-c, c-b, b-a, b-b respectively and υ explains the multisets for actor a,b and c respectively.
The initial state of the SDF graph is ((0,0,6,2,1),({},{},{}).
The transitions which are of three forms i.e. start transition representing start of actor firing,
end firing representing end of actor firing and discrete clock ticks representing time progress.
Definition 6. A transition of a SDF graph (A,D,Tok0, τ) from state (ρ1, υ1) to (ρ2, υ2) is defined
as (ρ1, υ1)
κ−→ (ρ2, υ2) and label κ is defined as κ ∈ (A × {start, end}) ∪ {tick} and corresponds to
the type of transition.
• Label κ = (a, start) denotes starting of a firing by an actor a. For all d ∈ In(a), this transition
may occur if ρ1(d) ≥ CR(d) and results in,
ρ2(d) =
{
ρ1(d)− CR(d), if ρ1(d) ≥ CR(d)
ρ1(d), otherwise.
(1)
υ2(a) =
{
υ1(a) unionmulti τ(a), if ρ1(d) ≥ CR(d)
υ1(a), otherwise.
(2)
where unionmulti represents multiset union.
• Label κ = (a, end) denotes ending of a firing by an actor a. For all d ∈ Out(a), this transition
can occur if 0 ∈ υ1(a) and results in,
ρ2(d) =
{
ρ1(d) + PR(d), if 0 ∈ υ1(a)
ρ1(d), otherwise.
(3)
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υ2(a) =
{
υ1(a)\{0}], if 0 ∈ υ1(a)
υ1(a), otherwise.
(4)
where \ represents multiset difference.
• Label κ = tick denotes a clock tick transition. This transition is enabled if no end transition
is enabled and 0 /∈ υ1(a) for all a ∈ A. This transition results in ρ2(d) = ρ1(d) and υ2 =
{(a, υ1(a)) 	 1|a ∈ A} where υ1(a) 	 1 denotes a multiset of elements of υ1(a) decreased by
one.
Definition 7. An execution of a SDF graph (A,D,Tok0, τ) is defined as an alternating sequence
(infinite or finite) of states and transitions s0
κ0−→ s1 κ1−→ . . . starting from initial state of SDF graph
such that ∀n ≥ 0, sn κn−→ sn+1. An execution is maximal if and only if it is finite with none of actors
enabled in the final state, or if it is infinite.
SDF graphs may end up in a deadlock or an unbounded accumulation of tokens in a certain
buffer due to inappropriate consumption and production rates in case of non-terminating programs.
Definition 8. A SDF graph has a deadlock if and only if its maximal execution has a finite length.
A SDF graph is deadlock free if and only if all actors fire infinitely often in an execution [10].
If, for example, consumption rate of actor a in Figure 1 is increased to 2, it would lead to a
deadlock. Similarly, changing production rate of actor a to 2 would cause an unbounded accumu-
lation of tokens on the edge from actor a to b. To avoid these effects, there is a property called
consistency which must hold [15] (although it does not guarantee deadlock freedom). Consistency
is defined as following.
Definition 9. A repetition vector of a SDF graph (A,D,Tok0, τ) is a function γ : A → N0 such
that for every edge (a, b, p, q) ∈ D from a ∈ A to b ∈ A, the following relation exists.
p.γ(a) = q.γ(b)
Repetition vector γ is called non-trivial if and only if ∀a ∈ A, γ(a) > 0. SDF graph is consistent if
it has a non-trivial repetition vector.
Repetition vector determines how often each actor must fire with respect to the other actors
without a change in the token distribution. In the remainder, we always assume consistency.
Definition 10. Let us assume that SDF graph (A,D,Tok0, τ) has a repetition vector γ. An itera-
tion is a set of actor firings such that for each a ∈ A, the set contains γ(a) firings of a.
By solving the balance equations p.γ(a) = q.γ(b) for the SDF graph in Figure 1, we come to
know that the graph is consistent and graph iteration consists of 4 firings of actor a, 2 firings of
actor b and 3 firings of actor c. Therefore, repetition vector is 〈4, 2, 3〉.
Due to the deterministic behaviour of a SDF graph, the states are repeated in an execution
after a certain number of firings. According to [11], for every consistent and strongly connected
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Figure 4: Self-timed execution of our running example
SDF graph, the state-space consists of finite sequences of states (called transient phase) followed
by a periodic sequence repeated infinitely (called periodic phase). The periodic phase of a SDF
graph consists of whole number of iterations. An iteration does not have any net effect on token
distribution and the SDF graph returns back to the same state from where the periodic behaviour
started. Moreover, each actor fires according to the repetition vector in an iteration.
The execution in which infinite processors are available and each actor is fired as soon as it is
enabled called self-timed execution of the SDF graph in Figure 1 is explained in Figure 3. It is
worth noticing that after 2 simultaneous firings of actor a on processors p0 and p1, an iteration is
completed every 9 time units and hence throughput is 19 . Similarly, self-timed execution in terms of
the state vector (ρ, υ) of the same SDF graph is portrayed in Figure 4 where we can see also that
its periodic phase having a duration of 9 time units consists of precisely one iteration.
4 Timed Automata
This section introduces the basic definitions of syntax and semantics of timed automata (TA) [2, 3].
We use the following notations: C is a set of clocks and B(C) is a set of conjunctions over simple
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conditions of the form x on c or x− y on c, where x, y ∈ C, c ∈ N and on∈ {<,≤,=,≥, >}.
4.1 Definitions
Definition 11. A timed automata is a tuple TA = (L,Act, C,E, Inv, l0) where L is a set of loca-
tions, Act is a finite set of actions, co-actions and internal λ-actions, C is a finite set of clocks, E
⊆ L×Act×B(C)× 2C ×L is a set of edges between locations with an action, a guard and a set of
clocks to be reset, Inv : L→ B(C) assigns invariants to locations and l0 ∈ L is the initial location.
A clock valuation is a function η : C → R≥0 from the set of clock to the non-negative real
numbers. Let RC be the set of all clock valuations. Edges are labelled with tuples (g, α,D) where
g is a clock constraint on the clocks of the timed automaton, α is an action, and D ⊆ C is a set of
clocks. We can interpret an edge l
g:α,D−−−→ l′ as the timed automaton can move from location l to l'
if guard g is satisfied. As a result, an action α is performed and any clock in D is reset to zero. Let
η0(x) = 0 for all x ∈ C. We will notate η satisfies guard g by writing η |= g. Similarly, η satisfies
I(l) is written as η |= Inv(L). The semantics of TA are defined below.
Definition 12. Let (L,Act, C,E, Invi, l
0) be a timed automaton. The semantics of TA is defined
as a labelled transition system 〈S, s0,→〉 where S ⊆ L × RC is the set of states, s0 = (l0, η0) and
→⊆ S × (R≥0 ∪Act)× S is the transition relation such that,
• (l, η) d−→ (l, η + d) if ∀d′ : 0 ≤ d′ ≤ d⇒ η + d′ |= Inv(l), and
• (l, η) a−→ (l′, η′) if there exists e = (l, a, g, r, l′) ∈ E s.t. η |= g, η′ = [r 7→ 0]η, and η′ |= Inv(l′)
where for d ∈ R≥0, η+d maps each clock x in C to the value of η(x)+d and [r 7→ 0]η denotes
the clock valuation which maps each clock in r to 0 and satisfies with η over C\r.
Time-critical systems are often modelled as a parallel composition of TA and is denoted by a
parallel composition operator || parametrised with handshaking actions H . Actions in H need to
be carried out by both involved timed automata jointly.
Definition 13. Let TAi = (Li, Acti, Ci, Ei, Invi, l
0
i ), i = 1, 2 with H ⊆ Act1∩Act2 and C1∩C2 = ∅.
The timed automata TA1||TA2 is defined as,
(L1 × L2, Act1 ∪Act2, C1 ∩ C2, E, Inv1 ∧ Inv2, l01 × l02)
The transition edge E is defined per following rules,
• for α ∈ H :
l1
g1:α,D1−−−−−→1 l′1 ∧ l2
g2:α,D2−−−−−→2 l′2
〈l1, l2〉 g1∧g2:α,D1∪D2−−−−−−−−−−→ 〈l′1, l′2〉
• for α /∈ H :
l1
g:α,D−−−→1 l′1
〈l1, l2〉 g:α,D−−−→ 〈l′1, l2〉
and
l2
g:α,D−−−→2 l′2
〈l1, l2〉 g:α,D−−−→ 〈l1, l′2〉
Figure 5 shows an example of a timed automaton of a lamp and an user. The timed automaton
of a lamp has three locations i.e. off , dim and full . If the user presses a switch once and synchronises
with press?, then the lamp is on and emits dim light. The user has to press switch again to to
switch off the lamp. But if full light is required, the switch must be pressed twice rapidly. The clock
y is used to detect if user is fast (y<5) or slow (y ≥5).
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Figure 5: Timed automaton of a lamp and an user
4.2 Timed Automata in UPPAAL
This subsection explains the related features extended to TA by Uppaal modelling language.
A system model in Uppaal consists of a network of processes. The description of a model
has three parts i.e. global and local declarations, automata templates and system definition.
Declarations are either local or global and may contain declarations of clocks,arrays, bounded
integers, channels, arrays, records and types.
Templates automata are defined with the local declarations and a set of parameters of any
type e.g. int, chan. A template is instantiated in system definition.
In the system definition, whole system model is defined in terms of one or more concurrent
processes, local and global variables and channels.
Automata synchronise on channels. Binary channels model binary and blocking synchroni-
sation and channels are declared as chan c. An edge labelled as c! denotes a sender and
synchronises with another edge labelled as c? representing a receiver.
Broadcasting channels model asymmetric one-to-many synchronisation and are declared as
broadcast chan c. In an broadcast channel, one sender c! can synchronise with an arbitrary
number of receivers c?.
Arrays are permitted for clocks, channels, integer variables and constants. They are defined
by adding a size to the variable name. For instance, int i[4];, chan M[4];, clock y[2];
and int x[3,5] a[7];
Initialisers are used to initialise the integer variables and arrays comprising of integer vari-
ables. For example, int i=3; and int i[3]={1,2,3};
User defined functions are defined either globally or locally to the templates. Local func-
tions can access the template parameters.
Expressions in Uppaal range over clocks and variables and may have the following labels. All of
these expressions occur during taking an edge except invariant which is associated to the locations.
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Select label is called in contains a comma separated list of name : type expressions where
name is a variable name and type is a defined type.
Guards are side-effect free expressions on edges and evaluates to a boolean. Only clocks,
integer variables and constants are referenced. Guards over clocks are essentially conjunctions.
A synchronisation label is of a form Expression! or Expression? or can be empty. A
synchronisation label must be side-effect free.
An update is a comma-separated list of expressions with side-effects. Expressions in an
update label must refer to clocks, integers, variables and constants only. They may also call
functions.
An invariant is a side-effect free label and must refer to clocks, integers, variables and con-
stants only. An invariant is a conjunction of conditions of a form x<e or x<=e where x is a
clock and e evaluates to an variable.
Uppaal toolkit has three tabs i.e. the editor, the simulator and the verifier. The key idea is that
the user models a system graphically in the editor, simulates it to check its behaviour and verify it
in the verifier against the set of queries.
5 Translation of SDF graph to UPPAAL
Total framework of scheduling SDF graphs consists of separate models of a SDF graph and the
processors. This method bisects the scheduling problem of SDF graphs in terms of the tasks and
resources. In this section, we will explain translation algorithm of SDF graph to timed-automata
with the help of a naive representation of SDF graph model and a processor model. These naive
models will help us to model in Uppaal in the next section.
We associate to each SDF graph G = (A,D,Tok0, τ) a parallel composition of a TA
AG||Processor1 . . . P rocessorn.
The underlying LTS of G is given by (S,Lab,→G) where S = (ρ, η) denotes the states, Lab = κ
denotes the labels and →G⊆ S × Lab × S depicts the edges. Here TA AG models the SDF graph
and TAs Processor1 . . . P rocessorn model the processors {P1 . . . Pn}. AG is defined as
AG = (L,Act, C,E, Inv, l
0)
where L = l0 = {Initial} is the only location in our SDF graph model, Act = {req!,fire?} is a
set of actions and is used to synchronise AG and Processor1 . . . P rocessorn. We do not have any
invariants in AG. Therefore, Inv: L → B(C) and Inv(l0) = true. For all a ∈ A and d ∈ In(a),
we have a set of edges E = {REQ,FIRE} such that REQ = Initial ρ(d)≥CR(d):req!,∅−−−−−−−−−−−−→ Initial and
FIRE = Initial
true:fire?,∅−−−−−−−→ Initial. ρ(d) ≥ CR(d) refers to a guard and it signifies that tokens on all
input edges of an actor a must be greater than or equal to their consumption rate in order to take
the edge REQ. As a result of taking edge REQ, tokens on all input edges d ∈ In(a) are subtracted
by calling ρ(d) = ρ(d)−CR(d) in the field update of Uppaal. Similarly tokens are produced on all
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Input: A SDF graph (A,D,Tok0, τ) and a Processor application model (P, ς)
Output: Network of Uppaal models AG||Processor1 . . . P rocessorn
for SDF graph (A,D,Tok0, τ) do
create a location Initial ∈ l0 in AG;
for ∀a ∈ A do
create an edge REQ ∈ E as Initial g1:req(resource_id,actor_id)!,∅−−−−−−−−−−−−−−−−−−−−→ Initial in AG where
g1 : ρ(d) ≥ CR(d)
create an edge FIRE ∈ E as Initial true:fire(resource_id,actor_id)?,∅−−−−−−−−−−−−−−−−−−−−−−→ Initial in AG
end
end
for 1 ≥ i ≥ n do
create a location Idle ∈ l0i in Processori;
allocate xi ∈ Ci in Processori;
for ∀a ∈ A and ∀(Pi, a) ∈ ς do
create a location InUsea ∈ Li with Invi(InUsea) ≤ τ(a) in Processori;
create an edge CLAIMi ∈ Ei as Idle true:req(resource_id,actor_id)?i,{xi}−−−−−−−−−−−−−−−−−−−−−−−−→ InUsea in
Processori
create an edge RELi ∈ Ei as InUsea gi:fire(resource_id,actor_id)!i,∅−−−−−−−−−−−−−−−−−−−−−→ Idle in Processori
where gi : xi := τ(a);
end
end
Algorithm 1: Algorithm for translation of SDF and Processor application models to TA
output edges d ∈ Out(a) after completion of the firing by calling ρ(d) = ρ(d) + PR(d).
Similarly processor TAs Processor1 . . . P rocessorn are defined as, for all 1 ≥ i ≥ n,
Processori = (Li, Acti, Ci, Ei, Invi, l
0
i )
where l0i = {Idle} is an initial location and Ci = {xi} is a set of clocks. We do not have any invariant
associated to the initial location and therefore, Invi(l
0
i ) = true. For all a ∈ A and (Pi, a) ∈ ς, we
define a set of locations Li = {InUsea}, invariants are associated to the locations equal to the
execution time of the actor a i.e. Invi(InUsea) ≤ τ(a), Acti = {req?,fire!} is a set of actions used
for synchronisation, Ei = {REQ,FIRE} is a set of edges such that REQ = Idle true:req?,{xi}−−−−−−−−−→ InUsea
where clock xi is set to zero and FIRE = InUsea
xi:=τ(a):fire!,∅−−−−−−−−−−→ Initial where xi := τ(a) is a guard.
The translation is given in Algorithm 1. Please note that we have used two-dimensional array
of channels in the algorithm where the first index selects an processor id and the second index takes
an actor id. Adopting two-dimensional array makes certain that actor fires also on same processor
it has requested. We will describe the implementation of this algorithm to a SDF graph example to
generate the generic naive Uppaal models in the next subsection.
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Figure 6: Example SDF Graph
Initial
fire(processor_id,actor_id) ?
update: ρ(e_2) = ρ(e_2) + PR(e_2)
guard:ρ(e_1) ≥ CR(e_1)
req(processor_id,actor_id) !
update: ρ(e_1) = ρ(e_1)− CR(e_1)
Figure 7: TA AG of a SDF graph G in Figure 6
5.1 Example - A Naive Model
Let us consider an example portrayed in Figure 6 having two actors i.e. a and b. Both of them have
an execution time equal to 2 time units. Tokens are stored in the edges e_1 and e_2 and there
are two initial tokens in the edge e_1. The production and consumption rate of the edge e_1 is 2
and 1 respectively. Similarly, the production rate of the edge e_2 is 1 and 2 respectively. This SDF
graph is translated to a Uppaal model using Algorithm 1 and is described below.
A SDF Graph naive model is composed of a single location called Initial and is depicted in
Figure 7. Every actor and processor has an unique identifier id named as actor_id and resource_-
id respectively. For each actor in SDF Graph, there are two edges in Uppaal model. The purpose
of the first edge REQ is to claim an empty processor. Once processor is available, the second edge
FIRE acts to fire corresponding actor. There are integer variables buff_b2a and buff_a2b respec-
tively for the edges e_1 and e_2 in Uppaal model and current value of the variable exhibits current
number of tokens. The initial value of the variable is equal to the initial number of tokens in that
edge.
Every processor model as shown in Figure 8 has an initial location called Idle which repre-
sents that the processor is unoccupied. Furthermore, the processor model has a dedicated location
InUse for each actor. This approach establishes a notion that a processor allots a limited time
duration to each actor to complete its firing. Afterwards, actor has to leave the processor instanta-
neously. SDF graph model and processor model synchronises with each other by means of channels
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Idle InUseA
x1 ≤ τ(a)
InUseB
req(resource_id,actor_id) ?
update: x1:=0
guard: x1 := τ(a)
fire(resource_id,actor_id) !
Figure 8: TA Processor representing a Processor
req(resource_id,actor_id) and fire(resource_id,actor_id). A separate clock is assigned to
each processor. For the sake of simplicity, edge annotations of actor b are omitted in Figure 7 and
Figure 8 but they are similar to edge annotations of actor a.
Let TAi = (Li, Acti, Ci, Ei, Invi, l
0
i ) and i=1,2 respectively for SDF graph and Processor. TA
semantics of SDF graph is described as following.
• L1 = l01 = {Initial},
• Inv1(L1) = true,
• C1 = ∅,
• Act1 = {req(resource_id, actor_id)!,fire(resource_id,actor_id)?} and
• E1 = {REQ(A),FIRE(A), REQ(B), FIRE(B)}
TA semantics of Processor is described as following.
• l02 = {Idle},
• L2 = {Idle, InUseA, InUseB},
• C2 = {x1},
• Inv(InUseA) ≤ τ(a),
• Inv(InUseB) ≤ τ(b),
• Act2 = {req(resource_id, actor_id)?,fire(resource_id,actor_id)!} and
• E2 = {CLAIM(A),REL(A), CLAIM(B), REL(B)}
If g |= ρ(e_1) ≥ CR(e_1), edges REQ(A) ∈ E1 and CLAIM(A) ∈ E2 are taken such as,
• Initial g:req(resource_id,actor_id)!,∅−−−−−−−−−−−−−−−−−−−→ Initial
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• Idle true:req(resource_id,actor_id)?,{x1}−−−−−−−−−−−−−−−−−−−−−−−→ InUseA
As the edge REQ(A) is fired, the tokens are consumed from the incoming edges equal to their
corresponding consumption rates.
If x1 |= Inv(InUseA) and g |= x1 := Inv(InUseA), edges FIRE(A) ∈ E1 and REL(A) ∈ E2 are
taken such as,
• InUseA g:fire(resource_id,actor_id)!,∅−−−−−−−−−−−−−−−−−−−−→ Idle
• Initial true:fire(resource_id,actor_id)?,∅−−−−−−−−−−−−−−−−−−−−−−→ Initial
As a result of the edge FIRE(A), actor produces tokens on the outgoing edges equal to their
production rate and the graph keeps on executing in the same fashion.
With respect to the SDF graph in Figure 6, we can see in Figure 7 that there are two edges
for actor a designated as REQ(A) and FIRE(A). Likewise, there are two edges REQ(B) and FIRE(B)
for actor b. There are two locations InUseA and InUseB for actors a and b respectively in the
Processor model. Lets say that actor_id of actor a and b is aid and bid respectively. We also
assume that we have one processor with resource_id equal to p0.
As the pre-condition of firing is fulfilled in Figure 6, actor a synchronises with the empty pro-
cessor p0 by means of the channel req(p0,aid). Subsequently, actor a takes the edge REQ(A) and one
token is removed from the edge e_1. As actor a takes the edge REQ(A), the processor moves to the
location InUseA using the edge CLAIM(A)and the clock assigned to the processor is reset. Imme-
diately after the execution time of actor a equal to two time units finishes, the processor indicates
back to actor a by means of the channel fire(p0,aid) and finishes firing of actor a by moving back
to the location Idle by taking the edge REL(A). Simultaneously, actor a produces one token on the
edge e_2 by taking the edge FIRE(A).
We can produce several instances of the same processor model in Uppaal in order to enable
multiple simultaneous firings of any actor. As evident from Figure 6, actor a can fire twice simulta-
neously in the beginning. If we have two instances of template Processor called p0 and p1, actor a
can request access of both processors at the same time if they are free. Hence, there would be two
parallel simultaneous firings of actor a which would result in the higher throughput.
6 Scheduling of SDF Graphs by Model Checking
In this section, we will describe the implementation of the translation algorithm presented in the
last section in Uppaal, optimal scheduling of SDF graphs and calculating the throughput. We will
also explain SDF graph in Figure 1 modelled in Uppaal.
6.1 Implementation of SDF Graphs in UPPAAL
Let us consider the SDF graph in Figure 1 and its self-timed execution shown in Figure 3. In
Uppaal, we build a separate template for the SDF graph and Processor namely SDFG and Processor
respectively. As we need four processors to observe self-timed execution, we create four instances
of the Processor template. Each actor in SDFG and each instantiation of Processor template
is given an unique id and passed as parameters to the templates. Whole system is comprised
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Listing 1: System declarations
// Actor ids
const int a=0;
const int b=1;
const int c=2;
// Processor ids
const int p0=0;
const int p1=1;
const int p2=2;
const int p3=3;
// SDF Graph template instantiation
SDF_Graph = SDFG(a,b,c);
// Processor template instantiation
Processor0 = Processor(p0 ,a,b,c);
Processor1 = Processor(p1 ,a,b,c);
Processor2 = Processor(p2 ,a,b,c);
Processor3 = Processor(p3 ,a,b,c);
// Processes to be composed into a system.
system SDF_Graph , Processor0 ,Processor1 , Processor2 , Processor3;
of one instance of SDFG called SDFG_Graph and four instances of Processor called Processor0,
Processor1, Processor2 and Processor3 as it is declared in Listing 1.
Figure 9 explains the models of SDFG and Processor in the editor of Uppaal and Listing 2
describes all the global declarations used in these templates. There are two edges for each actor
and a single location Initial. The parameters consist of ids of each actor. Label e:id_r selects
the processor ids from user-defined type id_r declared in Listing 2 by which SDF graph template
communicates with Processor template. For each edge in the SDF graph, there is an integer variable
in Uppaal model where initial value of the variable is equal to the initial number of tokens in the
edge. For example, in Listing 2, initial tokens in the edge from actor c to actor b is defined by
int buff_c2b=6;. The constant variable N and M denotes total number of the processors required
and the actors respectively. Channels req[N][M] and fire[N][M] are used to synchronise both
templates. Functions produce (consume) respectively produces (consumes) tokens equal to pro-
duction (consumption) rate of the particular edge. Integer variables counter_a, counter_b and
counter_c counts the number of times actor a,b and c fires respectively. Boolean variable flag_act
has an initial value equal to true and its value changes to false as soon as any actor completes its
firing. This variable is needed to calculate repetition vector. In Listing 2, clock global observes
the overall time progress of any trace. The clock variable x of the processor is declared as a local
variable (not shown here).
Idle in the Processor model in Figure 9 is an initial location and InUse_A, InUse_B and
InUse_C are the dedicated locations for each actor. In this model, the processor ids are repre-
sented by p_id and are passed as parameters.
Figure 10 shows the simulator tab with a SDF graph and one processor automaton. Synchroni-
sation messages between SDF graph and all four processors are shown on message sequence chart.
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(a) View of SDF graph template in the UPPAAL editor
(b) View of Processor template in the UPPAAL editor
Figure 9: UPPAAL editor showing SDF graph and Processor
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Listing 2: Global declarations
// Global Clocks
clock global;
const int N = 4; // Number of Processors
const int M = 3 ; // Number of Actors
//Task and Processors IDs
typedef int[0,N-1] id_r;
// Channels
chan fire[N][M], req[N][M];
// Buffer Sizes
int buff_a2b ,buff_b2c =0;
int buff_b2a =2;
int buff_c2b =6;
int buff_b2b =1;
//Flag to check if SDF Graph has started executing
bool flag_act=true;
// Counter for each actor
int counter_a , counter_b , counter_c =0;
void produce(int &channel_tokens , int tokens)
{
channel_tokens += tokens;
}
void consume(int &channel_tokens , int tokens)
{
channel_tokens -= tokens;
}
6.2 Throughput Calculation
Uppaal has an option of generating trace with smallest time delay called Fastest Trace. Exploit-
ing this option, we can determine repetition vector and throughput. If we have Uppaal models of
SDF graph and processors and if we ask Uppaal to give us fastest trace to nth-multiple of repe-
tition vector, Uppaal makes sure an iteration is completed in a least possible time. As a result,
Uppaal returns a trace where at one point, SDF graph leaves the transient phase and enters the
periodic phase and then returns back to the initial token distribution. By observing the trace, we
can determine the maximal throughput. By following the same method, we can find out the best
trade-off between the throughput and our desired number of processors. Value of n must be high
enough to allow sufficient iterations to a SDF graph to find periodic phase.
Repetition vector and throughput are determined by using following queries.
Repetition Vector: E<> (Initial Token Distribution)
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Figure 10: View of a simulation of the SDF graph-Processor model showing SDF graph and one
processor
Throughput: E<> (Repetition Vector)
We can detect the presence or absence of deadlock in a SDF graph by following query. Due to
limitations of model checkers, we have to omit all counters before checking for deadlock. All results
of deadlock detection in remaining paper are calculated without any counters in the model.
Deadlock: A[] not deadlock
6.3 Results
As we know initial token distribution of the SDF graph in Figure 1, selecting Fastest trace and
verifying the following query in Uppaal generates a trace by which we determine repetition vector.
E<> (buff_a2b==0&buff_b2c==0&buff_b2a==2&buff_c2b==6&buff_b2b==1&flag_act==false)
As a result of this query, a trace is generated and by examining the value of variables counter_a,
counter_b and counter_c shown in Figure 11, we can determine the value of repetition vector.
As explained earlier, we can find out throughput using fifth multiple of repetition vector by
verifying following query. We can analyse the generated trace to determine periodic phase and hence
throughput.
E<> (counter_a==20&counter_b==10&counter_c==15)
We could determine exact number of processors required for self-timed execution which is 4 in
case of our running example using SDF3 tool suite. Using results presented earlier, if we reduce
number of processors by 1 and model SDF graph shown in the Figure 1 with three processors in
Uppaal, we get schedule portrayed in Figure 12. We can observe that even we have reduced the
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Figure 11: Variables showing repetition vector
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Figure 12: Scheduling using three processors
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Figure 13: Scheduling using two processors
number of processors from four to three, throughput still is 19 which clearly shows that we do not
always need self-timed execution to realise maximum throughput. In the same fashion, Figure 13
shows schedule using two processors and the throughput in this case is 111 .
Table 1 records results for peak memory consumption and computation time. These figures
are determined using an utility called memtime. The experiments were run on a dual-core 2.8 GHz
machine with 4GB RAM. First column displays the number of processors, second column represents
the value of throughput with respect to different number of processors. Columns 3-8 depicts memory
consumption and computation time required by Uppaal in generating the trace for determining
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Figure 14: Scheduling in a heterogeneous system
repetition vector, throughput and deadlock freedom respectively. Last column represents time taken
by SDF3 tool suite for calculating throughput against 4 processors (self-timed execution). It also
explains that we cannot calculate throughput of a SDF graph on less number of processors using
SDF3.
We have also seen that our approach generates an optimal schedule in a simple manner on a
given number of processors automatically, once target state is specified in a query. We could also
check efficiently if a certain SDF graph deadlocks if we reduce number of processors than required
for a self-timed execution.
Table 1: Experimental Results for SDF graph in Figure 1
Number of Throughput Repetition Vector Throughput Deadlock Freedom SDF3
Processors Memory(KB) Time(s) Memory(KB) Time(s) Memory(KB) Time(s) Time(ms)
4 (self-timed) 1/9 2008 0.1 38148 0.2 2008 0.1 0
3 1/9 2008 0.1 38012 0.28 2008 0.1 -
2 1/11 2008 0.1 37880 0.29 2008 0.1 -
1 1/21 2008 0.1 2008 0.1 2008 0.1 -
6.4 Scheduling in a Heterogeneous System
So far, we have assumed a homogeneous system only where an actor can be mapped on any processor
as all processors are identical. A homogeneous system naturally gives more freedom to decide which
actor to assign to a particular processor. On the contrary, this freedom is limited in a heterogeneous
system by which processors could be utilised to execute a particular actor.
In Uppaal, we can utilise the same models explained earlier in a heterogeneous system. Let us
consider a SDF graph of Figure 1 in a heterogeneous system in which actor a can be mapped only
on the processors p0 and p1, actor b can be executed only on the processor p2 and the processor
p3 is assigned to execute actor c only. We change the value of variable M to four in Listing2 and
introduce a dummy actor in System declarations as mentioned in Listing3. We can see in Listing3
that the dummy actor is passed as a parameter in place of those actors which are not to be bound
to a particular processor The schedule of this heterogeneous system is displayed in Figure 14 and
throughput is 19 .
Table 2 shows throughput, peak memory consumption and computation time for a heteroge-
neous system. We cannot compute throughput of an unbounded SDF graph on a heterogeneous
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Listing 3: System declarations
// Actor ids
const int a=0;
const int b=1;
const int c=2;
const int dummy =3;
// Processor ids
const int p0=0;
const int p1=1;
const int p2=2;
const int p3=3;
// SDF Graph template instantiation
SDF_Graph = SDFG(a,b,c);
// Processor template instantiation
Processor0 = Processor(p0 ,a,dummy ,dummy);
Processor1 = Processor(p1 ,a,dummy ,dummy);
Processor2 = Processor(p2 ,dummy ,b,dummy);
Processor3 = Processor(p3 ,dummy ,dummy ,c);
// Processes to be composed into a system.
system SDF_Graph , Processor0 ,Processor1 , Processor2 , Processor3;
system using SDF3.
Table 2: Experimental Results for SDF graph in Figure 1 on a heterogeneous system
Number of Throughput Repetition Vector Throughput Deadlock Freedom SDF3
Processors Memory(KB) Time(s) Memory(KB) Time(s) Memory(KB) Time(s) Time(ms)
4 1/9 2008 0.1 2008 0.1 2008 0.1 -
6.5 Other Case Studies
This subsection presents results of the experiments on different case studies. We have used a
bipartite graph with buffer capacities [9] in Figure 15, a MPEG-4 decoder [22] capable of processing
5 macro blocks in Figure 16, a MP3 decoder [23] in Figure 17, two example SDF graphs shown in
Figure 18 and Figure 19 and an audio echo canceller [12] in Figure 20. Table 3 records repetition
vector of each SDF graph and Table 4 displays the results of the experiments of finding out repetition
vector, throughput and deadlock freedom and comparison with SDF3. We can observe in Table 4
that Uppaal consumes less memory and time for less number of processors. It is also possible to
determine trade-off between the number of processors and throughput.
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Figure 15: Bipartite Graph [9]
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Figure 16: MPEG-4 Decoder [22]
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Figure 17: MP3 Decoder [23]
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Figure 18: Example SDF Graph
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Figure 19: Example SDF Graph [11]
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Figure 20: Audio Echo Canceller [12]
7 Conclusions and future work
Despite of remarkable progress in the modelling and analysis of SDF graphs, yet compact methods
for the efficient scheduling of SDF graphs are needed with a best trade-off between the maximal
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Table 3: Repetition Vectors
Models Repetition Vector
Bipartite graph in Figure 15 [a b c d] = [12 36 9 16]
MPEG-4 Decoder in Figure 16 [FD VLD IDCT RC MC] = [1 5 5 1 1]
MP3 Decoder in Figure 17 [MP3 SRC DAC] = [3 235 1880]
Example SDF graph in Figure 18 [a b c d e f] = [5 3 2 6 12 10]
Example SDF graph in Figure 19 [a b c d] = [2 2 3 3]
Audio Echo Canceller in Figure 20 [OUT SRC AEC ADC] = [3 3 1 3]
Table 4: Experimental Results
Number of Throughput Repetition Vector Throughput Deadlock Freedom SDF3
Processors Memory(KB) Time(s) Memory(KB) Time(s) Memory(KB) Time(s) Time(ms)
Bipartite graph in Figure 15
4 (self-timed) 1/42 38168 0.21 39352 0.41 38024 0.21 0
3 1/44 38156 0.2 38284 0.31 38008 0.2 -
2 1/51 2008 0.1 38032 0.21 2008 0.1 -
1 1/73 2008 0.1 38276 0.21 2008 0.1 -
MPEG-4 Decoder in Figure 16
6 (self-timed) 1/4 41584 2.14 55680 12.52 41576 3.5 0
5 1/5 39272 1.02 44400 4.75 39320 1.11 -
4 1/5 38288 0.3 40128 1.07 38268 0.41 -
3 1/6 2008 0.11 38300 0.3 38008 0.2 -
2 1/8 2008 0.1 2008 0.1 2008 0.11 -
1 1/13 2008 0.1 2008 0.1 2008 0.1 -
MP3 Decoder in Figure 17
2 (self-timed) 1/1880 68660 4.24 227884 51.80 67056 8.93 36.002
1 1/2118 47268 1 109192 5.73 47248 2.1 -
Example SDF graph in Figure 18
5 (self-timed) 1/24 68936 24.8 200784 166.57 71932 36.2 0
4 1/24 47936 5.67 88772 28.93 48600 9.66 -
3 1/28 40316 1.11 50588 5.15 40500 1.92 -
2 1/38 38160 0.2 40408 0.71 38284 0.3 -
1 1/76 2008 0.1 38700 0.31 2008 0.1 -
Example SDF graph in Figure 19
2 (self-timed) 1/12 2008 0.1 2008 0.1 2008 0.1 0
1 1/18 2008 0.1 2008 0.1 2008 0.1 -
Audio Echo Canceller in Figure 20
6 (self-timed) 1/2 38568 0.42 50176 4.48 4148 1.7 0
5 1/3 38148 0.21 42616 1.63 39176 0.7 -
4 1/3 2008 0.1 39220 0.52 38264 0.3 -
3 1/3 2008 0.1 37892 0.2 2008 0.1 -
2 1/4 2008 0.1 378884 0.2 2008 0.1 -
1 1/7 2008 0.1 2008 0.1 2008 0.1 -
throughput and number of processors. By translating SDF graphs to TA and implementation in
Uppaal, we have combined the flexibility of automata with the efficiency of SDF graphs to find
24
best schedules.
Moreover, with the help of contemporary model checkers like Uppaal, benefits over the range of
analysable properties like absence of deadlocks and unboundedness, safety, liveness and reachability
can also be enjoyed. We encountered some limitations using Uppaal in this context like,
• State-space explosion problem for the bigger models.
• Inability to model-check using counters and getting an error message of out-of-range assign-
ment.
• Inability of expressing more complex statements using Leads to property such as nesting of
path quantifiers.
To tackle these problems, we plan to apply multi-core reachability using LTSmin [14]. Future
work also includes energy optimal reachability analysis with the help of Uppaal Cora [1] and
a possibility to extend SDF models with the features like stochastics. Similarly, we also plan to
translate recent extension of SDF i.e. Scenario Aware Dataflow to TA, enrich it with minimum-cost
reachability and mappings to Markov automata. This will lead us to achieve self-supporting com-
putation in the target systems where energy generation, energy storage, and energy consumption is
kept in balance over the lifetime of a system.
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